搜索资源列表
implement-of-fft-using-fpga
- fft的fpga实现,包含完整的ise工程文件和matlab代码以及说明文档-fft in fpga implementation ise project file contains the complete and matlab code, and documentation
ISE
- 基于VHDL语言的C51内核,可以自行修改。-VHDL C51 MCU FPGA
synplify-ISE-ModelSim
- 关于FPGA的仿真文档,使用synoplify,ise和modelsim三者联合仿真,适合初学者入门-FPGA on the simulation of the document, the use of synoplify, ise and modelsim co-simulation, suitable for beginners entry
shiyan2
- Verilog HDL实现十进制计数器,FPGA ISE开发环境- Verilog HDL decimal counter
szmb
- 用VHDL语言基于ISE,在XILINX FPGA开发板上编写的数字秒表程序(Using VHDL language, based on ISE, in the XILINX FPGA development board prepared by the digital stopwatch program)
mult88
- 两个8*8矩阵相乘,每个矩阵内部元素相同,简化运算;modelsim编译仿真,ise或vivado下载,实现FPGA显示。(Two 8*8 matrix multiplication, each element of the same matrix, simplifying the operation; Modelsim compiler simulation, ISE or vivado download, to achieve FPGA display.)
TankWar
- 使用Verilog语言在ise平台上实现的坦克大战游戏,实现了基本的游戏功能(The use of Verilog language in the ISE platform to achieve the tank war game, to achieve the basic functions of the game)
clock
- FPGA时钟功能,具备修改时间,闹钟等功能,适合初学者,本人初学时自己写的(just lke the chinese says)
traffic_lab6
- 使用FPGA实现交通上的红绿灯功能,主要是为了学习灵活运用FPGA上的定时功能(just like the chinese say,my english is poor)
VGA_test3
- 利用FPGA实现VGA的驱动,驱动VGA进行工作并通过该功能在显示器上显示一定的内容(my english is poor, so have a look at the chinese)
Multiplier
- fpga门电路实现的8位乘法器, verilog 语言编写,ise平台(implementation of multipler)
Half-Adder
- This is an example to implement an Half-adder for xilinx FPGA
parallel_norflash_test
- ISE工程,并行nor flash的读、写、擦出,其中有个调用FIFO16-16的IP核,已经在工程中(ISE engineering, parallel nor FLASH read, write, erase, where there is a call FIFO16-16 IP core, has been in the project)
RISC_CPU完整代码
- 硬件实现一个完整的CPU,利用verilog编写,可在ISE上直接使用(Hardware implements a full CPU)
i2s_top
- i2s接口fpga实现,工作在主模式,ISE和vivado下已验证(I2S interface FPGA implementation, working in the master mode)
eeprom_test_Verilog
- eeprom工程,实现了基本的读写,供参考。工程使用的IDE为“ISE Design Suite 14.7”,使用时可根据自己硬件,修改引脚配置和逻辑可控制。(EEPROM project, the realization of the basic reading and writing for reference. The IDE used in the project is "ISE Design Suite 14.7", which can be used to mod
uart_test_Verilog
- 用verilog实现了uart功能的demo工程。工程使用的IDE为“ISE Design Suite 14.7”,使用时可根据自己硬件,修改引脚配置即可。(The demo project of UART function is realized with Verilog. The IDE used in the project is "ISE Design Suite 14.7", which can be used to modify the pin configura
microblaze实例教程
- 一般而言,Xilinx Microblaze会被用来在系统中做一些控制类和简单接口的辅助性工作,比如运行IIC、SPI、UART之类的低速接口驱动,对FPGA逻辑功能模块初始化配置及做些辅助计算等等。类程序的代码量普遍不大,常常在十几KB到几时KB之间,因此对存储的需求通常也不是太高,使用FPGA内部RAM资源便已经够用(Generally speaking, Xilinx Microblaze will be used to do some auxiliary work of control
图像中值滤波FPGA实现V1.0
- 实现图像的中值滤波功能,文件里有效果展示(The realization of the median filter function of the image, the file has the effect of display)
3-8译码器VHDL描述
- 在开发板FPGA:Spartan-3E 系列,型号:XC3S500E,封装:FGT320,速度-4;利用XIlinX编程,使用VHDL语言来描述组合逻辑器件3-8译码器(In the FPGA:Spartan-3E development board series, XC3S500E, FGT320, -4 package: speed; the use of XIlinX programming, using VHDL language to describe the combination